Course Solutions Uncategorized (Solved) : 11 Say Designing Computer Instructions 32 Bits Instructions Format Destination Register So Q32520230 . . . .

(Solved) : 11 Say Designing Computer Instructions 32 Bits Instructions Format Destination Register So Q32520230 . . . .

 

11. Say we are designing a computer where all the instructions are 32 bits and all instructions are of the format destination register, source register, immediate as shown below Opcode Destination register Source register Immediate If there are exactly 200 different instructions on this machine and there are 32 registers, how many bits would you expect the immediate field would hold? a)7 b) 9 c) 11 d) 12 e) 14 12. Which of the following is a 2s complement representation of the value -14 (base 10)? i) 110010 i) 0110010 i) 10110010 v) 11110010 a) i and ii only b) i and iv only c) ii and ill only d) i, ii, and iv only e) all of i, ii, iii, and iv.

11.

OR

PayPal Gateway not configured

OR

PayPal Gateway not configured

Leave a Reply

Your email address will not be published. Required fields are marked *

Related Post

(Solved) : Consider Basic Single Cycle Mips Datapath Implements Subset Mips Instruction Set Add Subtr Q36283094 . . . .(Solved) : Consider Basic Single Cycle Mips Datapath Implements Subset Mips Instruction Set Add Subtr Q36283094 . . . .

<p><img alt="Consider the basic single-cycle MIPS datapath that implements a subset of the MIPS instruction set (add subtract, and, or, lw" src="https://media.cheggcdn.com/media%2F7a2%2F7a2a17f5-662e-486d-ba4f-e0433aee7f1e%2Fphp31XovZ.png" style="height:464px;width:591px;" aria-describedby="d3f"/><img alt="ro r1 I2 13 r4 r5