Consider an asynchronous sequential circuit to implement a D -register with two inputs, D and CLK and an output Q. The output, Q,follows D when the CLK transitions from low to high (0 to 1) i.e.edge triggered. See figure 1.
1) Complete the timing diagram and show the eight primitivestates. Draw the Moore primitive flow table.
2) Draw the Moore implication table and define the possiblemergable states.
3) Draw the merged flow table(s).
4) Assign state variable(s) and complete a Moore design using AND,OR and NOT gates.
CLK CLK Figure
OR
PayPal Gateway not configured
OR
PayPal Gateway not configured