![CacheAware Code Rewrite the following C code to take advantage of locality for the L1 cache on an Intel i7 chip. The L1 cache is 32 kilobytes, 8-way set associative, and has a 64-byte block size. int SIZE100000 void data_processing(int ** data) // *Modify Code Below * int i 0; int j 0; for (i-0; i < SIZE; i++) { for (j-1; j<SIZE && i+j<SIZE; jt+) datali] [o]datali+ j]lj]; // *Modify Code Above *](https://media.cheggcdn.com/media%2F212%2F212e1eee-348a-401d-b12c-8c8cc10f9598%2FphpFdZ9Kz.png)
CacheAware Code Rewrite the following C code to take advantage of locality for the L1 cache on an Intel i7 chip. The L1
PayPal Gateway not configured
PayPal Gateway not configured
![CacheAware Code Rewrite the following C code to take advantage of locality for the L1 cache on an Intel i7 chip. The L1 cache is 32 kilobytes, 8-way set associative, and has a 64-byte block size. int SIZE100000 void data_processing(int ** data) // *Modify Code Below * int i 0; int j 0; for (i-0; i < SIZE; i++) { for (j-1; j<SIZE && i+j<SIZE; jt+) datali] [o]datali+ j]lj]; // *Modify Code Above *](https://media.cheggcdn.com/media%2F212%2F212e1eee-348a-401d-b12c-8c8cc10f9598%2FphpFdZ9Kz.png)
CacheAware Code Rewrite the following C code to take advantage of locality for the L1 cache on an Intel i7 chip. The L1
PayPal Gateway not configured
PayPal Gateway not configured