The basic pipeline for DLX has five stages: IF, ID, EX, MEM andWB. Assuming all memory access takes 1 clock cycle
What is the control hazard of an instruction pipeline? Providethree branch prediction alternatives to reduce branch hazard?
What is the data forwarding scheme used to reduce the datahazard?
Expert Answer
An answer will be send to you shortly. . . . .