main memory is connected to cache ( block size is 32 bytes). Ifthe main memory access time is 10 clock cycles, what would the misspenalty?
If the main memory is organized as 8 way (low order )interleaved memory system, what would be the miss penalty?
Expert Answer
An answer will be send to you shortly. . . . .